


## The improved performance of a transparent ZnO thin-film transistor with AlN/Al<sub>2</sub>O<sub>3</sub> double gate dielectrics

Jung-Min Lee *et al* 2009 *Semicond. Sci. Technol.* **24** 055008 (5pp) doi: [10.1088/0268-1242/24/5/055008](https://doi.org/10.1088/0268-1242/24/5/055008) [\(Help\)](#)

[▶ Full text](#) | [PDF \(688 KB\)](#) | [References](#)

Jung-Min Lee<sup>1,2</sup>, Byung-Hyun Choi<sup>1,3</sup>, Mi-Jung Ji<sup>1</sup>, Jung-Ho Park<sup>1,2</sup>, Jae-Hong Kwon<sup>2</sup> and Byeong-Kwon Ju<sup>2</sup>  **korea** : 한국, 조선

<sup>1</sup> Electronic Materials Lab., Korea Institute of Ceramic ENG & TECH, Gyeongsang-Gu, Seoul 233-5, Republic of Korea

<sup>2</sup> Display and Nanosystem Laboratory, College of Engineering, Korea University, Anam-dong, Seongbuk-gu, Seoul 136-713, Republic of Korea

<sup>3</sup> Author to whom any correspondence should be addressed.



E-mail: [bhchoi@kicet.re.kr](mailto:bhchoi@kicet.re.kr)

**Abstract.** This paper reports on the fabrication of stable and improved performance of transparent ZnO thin-film transistors (TFTs) with AlN/Al<sub>2</sub>O<sub>3</sub> double gate dielectrics. AlN films reduce the surface roughness of the channel/dielectric interface due to an excellent lattice match with the ZnO film. Al<sub>2</sub>O<sub>3</sub> films, which have a large band offset between the channel layers, are helpful to reduce the gate leakage current. Good device characteristics have been obtained from the AlN/Al<sub>2</sub>O<sub>3</sub> TFT with a field effect mobility of 4.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, an on-off current ratio of 2 × 10<sup>5</sup> and a sub-threshold slope of 0.45 V/decade. By diminishing the charge trap density in the interface, the threshold voltage change from the hysteresis of the transfer characteristics was minimized to 0.3 V. These results should increase the prospects of using transparent TFTs for flat panel display applications.

Print publication: Issue 5 (14 May 2009)

Received 12 November 2008, in final form 5 February 2009

Published 15 April 2009

 [BOOKMARK](#) |  | [Post to CiteUlike](#) | [Post to Connotea](#) | [Post to Bibsonomy](#)

### Find related articles

By author

Jung-Min Lee

IOP

CrossRef Search

[Find articles](#)

[Search highlighted text](#) [\(Help\)](#)

### Article options


[E-mail this abstract](#)

[Download citation](#)

[Add to Filing Cabinet](#)

[Create e-mail alerts](#)

[Recommend this journal](#)

[find it](#) 

### Authors & Referees

[Author services](#) **NEW**

[Submit an article](#)

[Track your article](#)

[Referee services](#)

[Submit referee report](#)

**LIBRARIAN  
INSIDER**  
Quarterly News for Librarians

[eprintweb.org](http://eprintweb.org) YOUR NEW  
ADDRESS  
FOR  
E-PRINTS

# The improved performance of a transparent ZnO thin-film transistor with AlN/Al<sub>2</sub>O<sub>3</sub> double gate dielectrics

Jung-Min Lee<sup>1,2</sup>, Byung-Hyun Choi<sup>1,3</sup>, Mi-Jung Ji<sup>1</sup>, Jung-Ho Park<sup>1,2</sup>, Jae-Hong Kwon<sup>2</sup> and Byeong-Kwon Ju<sup>2</sup>

<sup>1</sup> Electronic Materials Lab., Korea Institute of Ceramic ENG & TECH, Guemcheon-Gu, Seoul 233-5, Republic of Korea

<sup>2</sup> Display and Nanosystem Laboratory, College of Engineering, Korea University, Anam-dong, Seongbuk-gu, Seoul 136-713, Republic of Korea

E-mail: [bhchoi@kicet.re.kr](mailto:bhchoi@kicet.re.kr)

Received 12 November 2008, in final form 5 February 2009

Published 15 April 2009

Online at [stacks.iop.org/SST/24/055008](http://stacks.iop.org/SST/24/055008)

## Abstract

This paper reports on the fabrication of stable and improved performance of transparent ZnO thin-film transistors (TFTs) with AlN/Al<sub>2</sub>O<sub>3</sub> double gate dielectrics. AlN films reduce the surface roughness of the channel/dielectric interface due to an excellent lattice match with the ZnO film. Al<sub>2</sub>O<sub>3</sub> films, which have a large band offset between the channel layers, are helpful to reduce the gate leakage current. Good device characteristics have been obtained from the AlN/Al<sub>2</sub>O<sub>3</sub> TFT with a field effect mobility of 4.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, an on-off current ratio of 2 × 10<sup>5</sup> and a sub-threshold slope of 0.45 V/decade. By diminishing the charge trap density in the interface, the threshold voltage change from the hysteresis of the transfer characteristics was minimized to 0.3 V. These results should increase the prospects of using transparent TFTs for flat panel display applications.

(Some figures in this article are in colour only in the electronic version)

## 1. Introduction


The use of a transparent thin-film transistor (TTFT) is a key component for the next-generation displays and optoelectronic devices. Recently, applications of ZnO thin films have been studied intensively for their use as active channel layers of TTFTs in order to alternate conventional silicon or organic-based TFTs [1, 2]. This is because ZnO is transparent to the visible light region as a wide bandgap semiconductor (~3.37 eV) as well as having a relatively high mobility and being able to be processed at low temperature [3]. So far, considerable efforts have been made to obtain high performance ZnO TFTs with high field effect mobilities (0.2–20 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>) and on/off current ratios (10<sup>4</sup>–10<sup>7</sup>), and various gate dielectric materials (ATO, HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub>, etc) have been used to decrease the leakage current and operating voltage [4–6]. However, there are several problems

which currently hinder the manufacturability of ZnO TFTs as switching devices in display applications, namely the uniformity and stabilities of the device performances which are an important challenge that needs urgent investigation.

In a transistor, high interface trap density at the semiconductor–dielectric interfaces can increase the threshold voltage and the hysteresis characteristic. More often, a poor gate dielectric leads to excessive interface states and leakage current that is more limiting to the application. The quality of the interface and the dielectric also plays a significant role in specifying the stability of the transistor performances [7–9]. Therefore, there is a need to present the dielectric materials and their structures for realizing the highest performance transistors.

This paper describes a transparent ZnO thin-film transistor with an AlN/Al<sub>2</sub>O<sub>3</sub> double gate insulator structure. The amorphous Al<sub>2</sub>O<sub>3</sub> dielectric layers have been selected for their excellent dielectric properties and low gate leakage current due to its larger band offset, but the  $I_D$ – $V_G$  hysteresis characteristics

<sup>3</sup> Author to whom any correspondence should be addressed.




**Figure 1.** Schematic cross section of the ZnO TFT with the AlN/Al<sub>2</sub>O<sub>3</sub> double gate dielectrics.

have been observed from the ZnO TFT. Therefore, we introduce amorphous AlN which offers an excellent lattice match ( $a = 3.1 \text{ \AA}$  and  $c = 4.98 \text{ \AA}$ ) with ZnO ( $a = 3.2 \text{ \AA}$  and  $c = 5.2 \text{ \AA}$ ) than Al<sub>2</sub>O<sub>3</sub> ( $a = 4.75 \text{ \AA}$  and  $c = 12.99 \text{ \AA}$ ). Additionally, it is transparent to light and has a high dielectric strength ( $>20 \text{ kV mm}^{-1}$ ). By adopting the AlN/Al<sub>2</sub>O<sub>3</sub> double dielectrics, enhanced device performance and small hysteresis can be obtained, suggesting a low trap density at the interface of the polycrystalline ZnO channel with the gate dielectric.

## 2. Experimental details

Figure 1 shows a schematic cross sectional view of transparent TFTs with double gate dielectrics which have an inverted staggered structure. The commercial indium tin oxide (ITO) coated glass was cleaned with acetone, methanol and deionized water, in that order. The ITO film on the glass substrate was used as the gate electrode and subsequently, the Al<sub>2</sub>O<sub>3</sub> film was deposited as a gate dielectric layer via electron-beam (EB) evaporation using Al<sub>2</sub>O<sub>3</sub> pellets (99.999%). The thickness of the deposited films was controlled using a quartz crystal thickness monitor to ensure a film thickness of 300 nm. In the case of the double gate dielectric structure, an AlN film of 100 nm was deposited on it by radio frequency (RF 13.56 MHz) magnetron sputtering using an AlN (99.99%) target. The sputtering was carried out at Ar and N<sub>2</sub> flow rates of 30 and 10 sccm (sccm denotes cubic centimeter per minute at STP), respectively, a working pressure of 30 mtorr and an RF power of 100 W. In order to use ZnO as the active channel layer, the background electron concentration of the ZnO thin film needs to be reduced [10] and this was attempted by mixing Ar and O<sub>2</sub> gas during the sputtering. An intrinsic ZnO channel layer of 100 nm was deposited by RF sputtering in Ar/O<sub>2</sub> with a flow rate of 36 sccm/4 sccm using the ZnO (99.999%) target and RF power of 100 W. Finally, the ITO source and drain electrode (150 nm) were deposited by RF sputtering in Ar (20 sccm) onto the ZnO layer using an ITO target (99.99%) with In<sub>2</sub>O<sub>3</sub>:SnO<sub>2</sub> (90 wt% and 10 wt%, respectively). The patterning of the source/drain electrode was performed by



**Figure 2.** X-ray diffraction patterns of the as-deposited ZnO thin film and after annealing at 300 °C on a glass substrate.


lift-off, and the channel width ( $W$ ) and length ( $L$ ) used were 400 and 40  $\mu\text{m}$ , respectively. All the films were deposited at room temperature and a post-annealing of the fabricated TFTs was performed at 300 °C in nitrogen for 60 min to increase the crystallinity of the intrinsic ZnO film and to enhance the conductivity of the ITO electrode.

## 3. Results and discussions

The structure properties of the ZnO films were determined using x-ray diffraction (XRD) measurements (Rigaku D/MAX2200) with Cu K $\alpha$  radiation. Figure 2 shows the XRD patterns of the as-deposited ZnO film and after annealing at 300 °C. They are all dominated by the 34° peaks, which correspond to the (002) plane of the hexagonal wurzite crystal structure and exhibit preferential orientation with the  $c$ -axis perpendicular to the substrate. Also, the XRD patterns exhibit the narrow full widths at half-maximum (FWHM) of the ZnO thin films after annealing. This result suggests that this film had good crystallinity and became close to stoichiometry with low structural defects and consequently higher resistivity [11].

The optical transmittance of the device was measured using a UV-VIS spectrometer (Simazu 2401). Figure 3 shows the optical transmittances of the structures indicated in the wavelength range between 300 and 800 nm (including the effects of the glass substrate). To investigate the relative contribution to the optical loss of each layer, the transmittances of the ZnO thin film on the glass substrate, Al<sub>2</sub>O<sub>3</sub> TFT and AlN/Al<sub>2</sub>O<sub>3</sub> TFT, have been measured. The average transmittances of the ZnO and TFT on the glass substrate have been found to be approximately 83% and 80%, respectively, in the visible region. The transmittances of the two devices are roughly analogous which indicates that transmittance losses due to the dielectric layer structure are negligible. The inset in figure 3 shows a clearly visible 2 cm  $\times$  2 cm glass substrate with the TTFT.

Atomic force microscopy (AFM, Digital Instruments dimension 3100) measurements were carried out in order




**Figure 3.** Optical transmittance spectra for the entire TTFT structure, including glass substrates. The inset shows a photograph of a 2 cm × 2 cm glass substrate with the ZnO TFT, placed on the text in the back.

to investigate the surface morphology of the ZnO layer in the channel, and figure 4 shows the AFM images of the surface of the ZnO films on the Al<sub>2</sub>O<sub>3</sub> and AlN/Al<sub>2</sub>O<sub>3</sub> dielectrics. The surface roughness plays an important role in the performance of the devices and it has been found that the active channels with a smooth surface lead to better overall device performance, because a rough surface or interface may act as charge traps and scattering effects [12–14]. The root-mean-square (rms) roughness of the ZnO films on the Al<sub>2</sub>O<sub>3</sub> layer was 1.82 nm, as shown in figure 4(a), which has been improved to 0.4 nm when the AlN dielectric film is deposited. These values demonstrate that the AlN film should be efficient due to a lower lattice mismatch with the ZnO films. It leads to smooth surface roughness through the improved local atomic rearrangement of the channel and dielectric interface by annealing.

All current–voltage (*I*–*V*) characteristics of the TTFTs were measured by the semiconductor characterization system (Keithley SCS 4200) in a dark box. Figure 5 shows the output and transfer characteristics of the Al<sub>2</sub>O<sub>3</sub> and AlN/Al<sub>2</sub>O<sub>3</sub> dielectric-based ZnO TTFTs. The output characteristics reveal that both devices operate as an n-channel enhancement mode and the Ohmic properties of the contact under low drain bias conditions. Also, these exhibit a complete pinch-off and hard saturation, as shown by the flatness of the *I*<sub>DS</sub> curves for high *V*<sub>DS</sub>. This indicates that the channel can be fully depleted of majority carriers (electrons) [11], and a maximum saturation current of 1.2 × 10<sup>−5</sup> A was achieved under a gate bias (*V*<sub>G</sub>) of 10 V from the AlN/Al<sub>2</sub>O<sub>3</sub> TFT. The interfacial traps can additionally decrease the change in current resulting from a stepped increase in gate voltage, from the Al<sub>2</sub>O<sub>3</sub> TFT. This effect is equivalent to a reduction in the transconductance of the TFT.

According to the transfer curve of figures 5(c) and (d), the on/off current ratios of the Al<sub>2</sub>O<sub>3</sub> TFT and AlN/Al<sub>2</sub>O<sub>3</sub> TFT are 4 × 10<sup>4</sup> and 2 × 10<sup>5</sup>, respectively. The off-state leakage current is reduced in the AlN/Al<sub>2</sub>O<sub>3</sub> TFT by at least an order of magnitude in value less than the off current (5 × 10<sup>−10</sup> A) of the Al<sub>2</sub>O<sub>3</sub> TFT. The saturation mobility (*μ*<sub>sat</sub>) and




**Figure 4.** AFM images of the surface morphology of the ZnO film on the Al<sub>2</sub>O<sub>3</sub> (a) and AlN/Al<sub>2</sub>O<sub>3</sub> (b) gate dielectrics.

the threshold voltage *V*<sub>TH</sub> were calculated by linearly fitting the plot of the square root of the *I*<sub>DS</sub> versus *V*<sub>GS</sub> curve in the saturation region and applying the saturation region expression [15]:

$$I_{DS} = \left( \frac{C_i \mu_{sat} W}{2L} \right) (V_{GS} - V_{TH})^2 \text{ for } (V_{DS} > V_{GS} - V_{TH}), \tag{1}$$

where *W* is the channel width, *L* is the channel length and *C*<sub>*i*</sub> is the capacitance per unit area of the gate insulator (around 18 and 14 nF cm<sup>−2</sup> for the Al<sub>2</sub>O<sub>3</sub> and AlN/Al<sub>2</sub>O<sub>3</sub> dielectrics) The estimated *μ*<sub>sat</sub> and *V*<sub>TH</sub> were to be 2.6 and 4.3 cm<sup>2</sup> V<sup>−1</sup> s<sup>−1</sup>, and 6.2 and 4.8 V, respectively, for the Al<sub>2</sub>O<sub>3</sub> TFT and AlN/Al<sub>2</sub>O<sub>3</sub> TFT. These values are comparable to, or even exceed, those reported for intrinsic ZnO, conventional organic and a-Si:H TFTs [16, 17]. As evident from the transfer characteristics shown in figures 5(c) and (d), the turn-on voltage (*V*<sub>on</sub>) of the TFT was about 4.9 and 1.6 V. Here, *V*<sub>on</sub> is defined as the gate voltage at which the drain current begins to increase sharply.



**Figure 5.** Typical output characteristics for the  $\text{Al}_2\text{O}_3$  TFT (a) and the  $\text{AlN}/\text{Al}_2\text{O}_3$  TFT (b). Transfer characteristics for the  $\text{Al}_2\text{O}_3$  TFT (c) and the  $\text{AlN}/\text{Al}_2\text{O}_3$  TFT (d).

From the transfer characteristics the sub-threshold slope,  $S$ , defined as the voltage required to increase the drain current by a factor of 10, can be determined as [15]


$$S = \frac{dV_{GS}}{d(\log I_{DS})}, \quad (2)$$

where the sub-threshold slope was obtained as 0.45 and 0.6 V/decade, respectively, for the  $\text{Al}_2\text{O}_3$  TFT and  $\text{AlN}/\text{Al}_2\text{O}_3$  TFT. From  $S$  the maximum density of the interface state at the channel layer/dielectric interface can be inferred, and is given by equation (3) [15]:

$$N_t = \left( \frac{S \log(e)}{kT/q} - 1 \right) \frac{C_i}{q}, \quad (3)$$

where  $k$  is Boltzmann's constant,  $T$  is the temperature and  $q$  is the electron charge. Indicative values of  $N_t$  are  $1.0 \times 10^{12} \text{ cm}^{-2}$  for the  $\text{Al}_2\text{O}_3$  TFT and  $5.13 \times 10^{11} \text{ cm}^{-2}$  for the  $\text{AlN}/\text{Al}_2\text{O}_3$  TFT. These results indicate that the  $\text{AlN}$  layer shows good performance as gate dielectric layers for the suppression of the charge trap at the channel/dielectric interface due to a superior lattice match with the  $\text{ZnO}$  film. Also, from the AFM results of figure 4(a), the rough interface prohibits the transport of accumulated electrons and increases the scattering, leading to low field-effect mobility, low saturation drain current and high threshold voltage.

A hysteresis effect was observed in the forward and reverse voltage sweeps for the transfer curve for the  $\text{Al}_2\text{O}_3$  TFT and the  $\text{AlN}/\text{Al}_2\text{O}_3$  TFT. The clockwise hysteresis is



**Figure 6.** Hysteresis in the transfer curve corresponding to drain current responses to gate voltage sweeps from  $-5$  V to  $10$  V and back to  $-5$  V.

caused by accumulated electrons at the channel/dielectrics interface during the forward sweep of the gate voltage [18]. The threshold voltage change of the  $\text{AlN}/\text{Al}_2\text{O}_3$  TFT from the hysteresis was  $0.4$  V smaller than that of the  $\text{Al}_2\text{O}_3$  TFT, as indicated in figure 6. The width of hysteresis was suppressed, indicating improved channel/dielectric interface characteristics. Also, the reduced hysteresis in TFTs may be attributed to the oxygen content of the  $\text{ZnO}$  film during the sputtering [19].

#### 4. Conclusions

Transparent ZnO TFTs have been fabricated with an Al<sub>2</sub>O<sub>3</sub> single dielectric layer and an AlN/Al<sub>2</sub>O<sub>3</sub> double dielectric layer. The Al<sub>2</sub>O<sub>3</sub> dielectrics contribute to reducing the gate leakage current due to its large band offset between the channel layers. The ZnO TFTs with double dielectric layers have been found to exhibit significantly improved behavior in their overall electrical characteristics. The threshold voltage change from the hysteresis of the transfer characteristics was minimized as 0.3 V. It has been demonstrated that the use of the AlN dielectrics lead to smoother interfaces in comparison to Al<sub>2</sub>O<sub>3</sub>, which reduce charge trapping at the interface and scattering effects. It is expected that the proposed AlN/Al<sub>2</sub>O<sub>3</sub>-TFT devices will be useful to further advance the TFT technology for future display applications.

#### Acknowledgments

This work was supported in part by the New Growth Engine Display Center funded by the Ministry of Knowledge Economy, and in part by the National Research Laboratory under the Grant NRL (R0A-2007-000-20111-0) Program of the Ministry of Science and Technology (Korea Science and Engineering Foundation); and in part by IT Technology under the Ministry of Knowledge Economy.

#### References

- [1] Wager J F 2003 *Science* **300** 1245
- [2] Kwon J H, Shin S I, Kim K H, Cho M J, Kim K N, Choi D H and Ju B K 2009 *Appl. Phys. Lett.* **94** 013506
- [3] Martins R, Barquinha P, Pimentel A, Pereira L, Fortunato E, Kang D, Song I, Kim C, Park J and Park Y 2008 *Thin Solid Films* **516** 1322
- [4] Hsieh H H and Wu C C 2006 *Appl. Phys. Lett.* **89** 041109
- [5] Fortunato M C, Barquinha M C, Pimentel Ana C M B G, Goncalves Alexandra M F, Marques Antonio J S, Pereira Luis M N and Martins Rodrigo F P 2005 *Adv. Mater.* **17** 590
- [6] Garcia P F, McLean R S and Reilly M H 2006 *Appl. Phys. Lett.* **88** 123509
- [7] Hwang D K, Kim C S, Choi J C, Lee K, Park J H, Kim E, Baik H K, Kim J H and Im S 2006 *Adv. Mater.* **18** 2299
- [8] Lee K, Kim J H, Kim C S, Baik H K and Im S 2006 *Appl. Phys. Lett.* **89** 133507
- [9] Souza M M D, Jejurikar S and Adhi K P 2008 *Appl. Phys. Lett.* **92** 093509
- [10] Martins R, Fortunato E, Nunes P, Ferreira I, Marques A, Bender M, Katsarakis N, Cimalla V and Kiriakidis G 2004 *J. Appl. Phys.* **96** 1398
- [11] Kim J W, Kang J S and Lee S Y 2006 *J. Electrical Eng. Tech.* **1** 98
- [12] Cheng I C, Allen S and Wagner S 2004 *J. Non-Cryst. Solids* **338-340** 720
- [13] Oh B Y, Jeong M C, Ham M H and Myoung J M 2007 *Semicond. Sci. Technol.* **22** 608
- [14] Kim C S, Jo S J, Lee S W, Kim W J, Baik H K, Lee S J, Hwang D K and Im S L 2006 *Appl. Phys. Lett.* **88** 243515
- [15] Hoffman R L, Norris B J and Wager J F 2003 *Appl. Phys. Lett.* **82** 733
- [16] Kagan C R and Andry P 2003 *Thin-Film Transistors* (New York: Dekker)
- [17] Shin S I, Kwon J H, Kang H and Ju B K 2008 *Semicond. Sci. Technol.* **23** 085009
- [18] Kim S H, Cheon J H, Kim E B, Bae J H, Hur J H and Jang J 2004 *J. Non-Cryst. Solids* **354** 2529
- [19] Lustig N and Kanicki J 1989 *J. Appl. Phys.* **65** 3951
- [20] Nishil J, Ohtomo A, Ohtani K, Ohbo H and Kawasaki M 2005 *Japan. J. Appl. Phys.* **44** 1193