

Your access to this publication is provided through the subscription of Korea University.

Applied Physics Letters / Browse / Volume 96 / Issue 24 / DEVICE PHYSICS

Previous Article | Next Article

Appl. Phys. Lett. 96, 243504 (2010); doi:10.1063/1.3454775 (3 pages)

Scaling down of amorphous indium gallium zinc oxide thin film transistors on the polyethersulfone substrate employing the protection layer of parylene-C for the largescale integration

Seongpil Chang¹, Ki-Young Dong¹, Jung-Ho Park¹, Tae-Yeon Oh¹, Jong-Woo Kim¹, Sang Yeol Lee², and Byeong-Kwon Ju¹ ¹Department of Electrical Engineering, Display and Nanosystem Laboratory, Korea University, Seoul 136-713, Republic of Korea ²Electronic Materials Center, Korea Institute of Science and Technology, Seoul 136-791, Republic of Korea ⁹ map

(Received 20 December 2009; accepted 24 May 2010; published online 16 June 2010)

Full Text: Read Online (HTML) | Download PDF | View Cart

Abstract References (15) Article

Article Objects (4) Related Content

Alerts 🧭 Tools 💄 Share

We have investigated the parylene-groups for the device scaling-down as the protection layer of polyethersulfone (PES) substrate. In general, photolithography process on the PES substrate could not be allowed due to its poor chemical resistance. In this work, parylene-C is used as the protection layer. However, adhesion problem is observed caused by the hydrophobic property of parylene-groups. Thereby we additionally used SiO₂ as the adhesion layer. Finally, we demonstrated the scaling-down of amorphous indium gallium zinc oxide thin film transistor on a plastic substrate by using lithography technique. Field-effect mobility, threshold voltage, current on-to-off ratio are measured to be 0.84 cm²/V s, 19.7 V, and 7.62×10^4 , respectively. **KEYWORDS and PACS**

Keywords

adhesion, carrier mobility, flexible electronics, gallium compounds, hydrophobicity, II-VI semiconductors, indium compounds, large scale integration, photolithography, thin film transistors, wide band gap semiconductors, zinc compounds

PACS

85.40.-е

85.30.Tv Field effect devices

© 2010 American Institute of Physics

Scaling down of amorphous indium gallium zinc oxide thin film transistors on the polyethersulfone substrate employing the protection layer of parylene-C for the large-scale integration

Seongpil Chang,¹ Ki-Young Dong,¹ Jung-Ho Park,¹ Tae-Yeon Oh,¹ Jong-Woo Kim,¹ Sang Yeol Lee,² and Byeong-Kwon Ju^{1,a)}

¹Department of Electrical Engineering, Display and Nanosystem Laboratory, Korea University, Seoul 136-713, Republic of Korea

²Electronic Materials Center, Korea Institute of Science and Technology, Seoul 136-791, Republic of Korea

(Received 20 December 2009; accepted 24 May 2010; published online 16 June 2010)

We have investigated the parylene-groups for the device scaling-down as the protection layer of polyethersulfone (PES) substrate. In general, photolithography process on the PES substrate could not be allowed due to its poor chemical resistance. In this work, parylene-C is used as the protection layer. However, adhesion problem is observed caused by the hydrophobic property of parylene-groups. Thereby we additionally used SiO₂ as the adhesion layer. Finally, we demonstrated the scaling-down of amorphous indium gallium zinc oxide thin film transistor on a plastic substrate by using lithography technique. Field-effect mobility, threshold voltage, current on-to-off ratio are measured to be 0.84 cm²/V s, 19.7 V, and 7.62×10^4 , respectively. © 2010 American Institute of *Physics*. [doi:10.1063/1.3454775]

Amorphous oxide semiconductors have been attracted with many advantages, such as room-temperature process availability, good-uniformity, high transparency in visible region (400–700 nm), and high mobility. The amorphous indium gallium zinc oxide (a-IGZO), one of most attractive materials, has been investigated by many researchers.¹⁻⁴ High mobility of a-IGZO is originated from the larger ns-orbital of the metal cation than 2p-orbital of oxygen anion.¹ Recently, a-IGZO has been applied as an active layer of thin film transistors (TFTs). Also, polyethersulfone (PES) substrate is widely used to flexible devices as a substrate. However, in general, PES substrate could be damaged by acids and solvents. As a matter of fabricating the flexible devices, photolithography process is indispensable for the large-scale integration (LSI) and down-scaling of devices. Of course, photolithography is possible to some polymer substrate, such as polyimide. Polyimide substrate has low transparency in visible range and high-cost. Thus, we employed parylene-C as a protection layer of PES substrate. Parylenegroups are generally used as the moisture barriers and the electrical insulators. Also, parylene has many advantages, such as hydrophobic, chemically resistant coating with good barrier properties for inorganic and organic media, strong acids, caustic solutions, gases, and water vapor.⁵ Physical and chemical properties of poly (chloro-p-xylylene) or parylene thin films are attractive to use in many applications.⁶ For some of these applications, the value of the permittivity is one of the important parameters to obtain the desired performance. Thus, parylene-groups are integrated for gate dielectric in organic field-effect transistors (FETs) to prevent ionic impurities in high-k material, to obtain a better immunity to ambient conditions (moisture, etc.), and finally to improve electric characteristics.^{7–12} Parylene is produced in following three variations: parylene-N, parylene-C, and parylene-D, each suited to the requirements of a category of

applications. Parylene-C is most widely used polymer, providing a useful combination of properties, plus a very low permeability to moisture, chemicals, and other corrosive gases. Parylene-N provides high dielectric strength and a dielectric constant that does not vary with changes in frequency. Best selection where greater coating protection is required. Parylene-D maintains its physical strength and electrical properties at higher temperatures. In this work, we designed the substrate employing SiO₂/parylene-C/PES structure. Parylene-C is used as the preventing layer to the solvent and the acid, and the SiO₂ capping layer is used for enhance the surface adhesion property. We demonstrated patterns with a few micrometers and fabricated the a-IGZO TFTs by using conventional photolithography process and wet-process on the substrate.

PES substrates are cleaned by isopropyl-alcohol and deionized water in the ultrasonic bath, respectively. Parylene-C layer of 100 nm is deposited by using the parylene coater on the PES substrates. And then, SiO₂ layer of 100 nm was deposited by using the plasma enhanced chemical vapor deposition (PECVD) at 150 °C. And then, we prepared two following samples to observe the difference: first sample (S1) is PES substrate encapsulated by parylene-C (parylene-C/PES) and another sample (S2) employed SiO_2 capping layer on PES substrate encapsulated by parylene-C (SiO₂/parylene-C/PES). On the substrate, we fabricated the a-IGZO TFTs. As a gate-electrode, Mo of 100 nm is deposited by direct current (dc) magnetron sputtering. And then, SiO₂ of 200 nm is deposited by PECVD. As the active layer, a-IGZO of 80 nm is deposited by radio frequency (rf) sputtering method using IGZO target (1:1:1 mol %). Basal vacuum is lower than 1.0×10^{-6} Torr and working pressure is maintained 10.0×10^{-3} Torr while the active layer is deposited. Substrate temperature and rf-power density are maintained at room-temperature and 1.85 W/cm², respectively. As the source/drain electrodes, Mo of 100 nm is deposited by dc-magnetron sputtering. Typically, it is not allowed to the conventional photolithography and wet-process

0003-6951/2010/96(24)/243504/3/\$30.00

96, 243504-1

© 2010 American Institute of Physics

Downloaded 16 Jun 2010 to 163.152.60.28. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp

^{a)}Electronic mail: bkju@korea.ac.kr.



FIG. 1. (Color online) (a) The schematic diagram of a-IGZO TFT on the structure of SiO_2 /parylene-C/PES substrate. Parylene-C is used to protect PES substrate from organic solvents and acids. Also, SiO_2 is used as the adhesive layer. (b) Deposition process of parylene-C.

on the PES substrate using solvents and acids. However, in our designed structure, we could demonstrate the TFT on the substrate by using the conventional photolithography, wetprocess, and lift-off process. After make a device, annealing process is performed at 200 °C for 2 h in quartz tube furnace. N₂ is used as the ambient gas. In photography process, light source used is i-line (λ =365 nm). Photoresist and developer are used to AZ 5214 and AZ CD-30, respectively. We performed conventional photography process. Finally, parylene-C surface on PES substrate is analyzed by using scanning electron microscope (SEM) and atomic force microscope (AFM). Also, electrical characteristics are measured by semiconductor parameter analyzer (Keithley 4200 SCS).

Figure 1 shows the schematic diagrams of SiO₂/parylene-C/PES substrate and a-IGZO TFT on the substrate. Because of PES substrate could be damaged by organic solvents and acids, TFTs on the flexible substrate are fabricated by using the metal-shadow mask. In order to improve the weakness of plastic substrate, we employed the parylene-C protection layer. However, because of parylenegroups have hydrophobic property, some adhesion layer is necessary to make a device. Thus, we choose the SiO_2 thin film of 100 nm as the adhesion layer for the fabrication of devices. Figure 2(a) shows SEM image of coated parylene-C on the PES substrate. The surface roughness of parylene-C surface is very smooth, and it could be confirmed in surface analysis evaluated by AFM measurement as shown in Fig. 2(b). In AFM analysis, surface roughness is measured to be about 2 nm. Figure 3(a) shows the SEM image of patterned electrode on the parylene-C/PES substrate. It seems like to be formed the pattern, however, detached part of the electrode is observed caused by hydrophobic property of parylene-groups as mentioned previously. Figure 3(b) shows the SEM image of patterned electrode on the SiO₂/parylene-C/PES substrate. In Fig. 3(b), well attached electrodes are observed caused by changed surface property from hydrophobic to hydrophilic via SiO₂ deposition. As a



FIG. 2. (Color online) (a) SEM image and (b) AFM image of the surface of parylene-C on the PES substrate. The surface roughness of the parylene-C is confirmed to be about 2 nm by AFM.

result, PES substrate is well protected by parylene-C thin film PES substrate from chemical reaction between PES substrate and organic media, and SiO_2 well performed to improve the adhesion of the substrate.

Figure 4(a) shows the output characteristics of a-IGZO TFT on the SiO₂/parylene-C/PES substrate. In Fig. 4(a), it is observed that device is operated with n-channel enhancement mode. Also, transfer characteristics of a-IGZO TFT on the SiO₂/parylene-C/PES substrate is shown in Fig. 4(b). The on-to-off current ratio was measured to be about 7.62×10^4 for the operation in the saturation region. The threshold voltage was defined by the gate-voltage, which induces a drain current of W/L×10 nA at a V_{DS} of 10.1 V.⁴ Also V_{th} is estimated to about 19.7 V. The following is the expression for the estimation of carrier concentration.

$$N_{CH} = \frac{(V_{on}C_i)}{qt_{CH}},$$
(1)

where q is the elemental charge quantity $(1.6 \times 10^{-19} \text{ C})$, t_{CH} is the thickness of active layer, V_{on} is the turn-on voltage of the device, and C_i is the capacitance per unit area of the gate-insulator. The carrier concentration of active layer is calculated to be $2.02 \times 10^{17} \text{ cm}^{-3}$ about by Eq. (1). The field-effect mobility and threshold voltage are calculated by linearly fitting the square root of I_D versus V_G curve of the transistor operating in the linear region. The following is the expression for the operation of a FET in the linear region:¹³



FIG. 3. (Color online) (a) SEM image of patterned electrode fabricated on the parylene-C/PES substrate (inset: it is observed that electrode is detached via the hydrophobic property of parylene-C). (b) SEM image of line patterns fabricated on the SiO₂/parylene-C/PES substrate.

Downloaded 16 Jun 2010 to 163.152.60.28. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp



FIG. 4. (Color online) (a) Output characteristics and (b) transfer characteristics of a-IGZO TFT fabricated on the SiO₂/parylene-C/PES substrate. Device is annealed at 200 $^{\circ}$ C.

$$\mu_{\rm FE} = \frac{g_{\rm m}L}{WC_{\rm i}V_{\rm D}},\tag{2}$$

where W is the channel width, L is the channel length, and g_m is the transconductance. The estimated field-effect mobility ($\mu_{\rm FF}$) in the linear region is 0.84 cm²/V s. Generally, a-IGZO TFTs have been annealed at 300-350 °C. It means that enough activation energy is required to rearrange atoms within the a-IGZO thin film. In many research articles, the field-effect mobility of a-IGZO TFTs has been exhibited to be higher than 5 cm^2/V s. Also, in many case, annealing process is performed at over 300 °C.^{3,4} However, the glasstransition temperatures (T_G) of PES substrate and parylene-C have been reported about ~220 °C, thereby annealing temperature could not be risen to over 200 °C in this work.^{14,15} Thereby the mobility of a-IGZO TFT on the SiO₂/parylene-C encapsulated PES substrate is extracted to be 0.84 $\text{ cm}^2/\text{V}$ s caused by low annealing temperature. Also, in many research achievements, off-current of a-IGZO TFTs have the range from 10^{-13} to 10^{-11} A. Thus, we believed that the off-current of our device is reasonable. However, our device has low on-current of approximately microamperes caused by low annealing temperature of 200 $^{\circ}$ C. Although the electrical characteristics of our device is comparatively poor, we would like to suggests the possibility for adapting of lithography techniques to PES substrate in this work.

summary, we designed the of In structure SiO₂/parylene-C/PES substrate and demonstrated the a-IGZO TFTs on the substrate. We realized the photolithography technique on the PES substrate which could be damaged by reaction between PES substrate and organic solvents or acids. Of course, process temperature is limited by glass transition temperature of the PES substrate. However, this achievement is not only very useful to demonstrate a device on the PES substrate but also possible to realize the LSI of flexible electronic devices.

This work was supported by the IT R&D program of MKE/KEIT (K1002182, TFT backplane technology for next generation display), the world class university (WCU, R32-2008-000-10082-0) project of the ministry of education, science and technology (Korea Science and Engineering Foundation), and the Industrial-Educational Cooperation Program between Korea University and LG Display.

- ¹K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature (London) **432**, 488 (2004).
- ²J. I. Song, J. S. Park, H. Kim, Y.-W. Heo, J.-H. Lee, J.-J. Kim, G. M. Kim, and B. D. Choi, Appl. Phys. Lett. **90**, 022106 (2007).
- ³J. K. Jeong, J. H. Jeong, H. W. Yang, J. S. Park, Y. G. Mo, and H. D. Kim, Appl. Phys. Lett. **91**, 113505 (2007).
- ⁴J. S. Park, J. K. Jeong, Y. G. Mo, H. D. Kim, and S.-I. Kim, Appl. Phys. Lett. **90**, 262106 (2007).
- ⁵J. J. Senkevich and S. B. Desu, Chem. Mater. 11, 1814 (1999).
- ⁶W. F. Beach, C. Lee, D. R. Bassett, T. M. Austin, and R. Olson, *Encyclopedia of Polymer Science and Technology* (Wiley, New York, 1989), Vol. 990, p. 17.
- ⁷K. N. Narayanan Unni, S. Dabos-Seignon, and J.-M. Nunzi, J. Mater. Sci. 41, 317 (2006).
- ⁸K. Diallo, M. Lemiti, J. Tardy, F. Bessueille, and N. Jaffrezic-Renault, Appl. Phys. Lett. **93**, 183305 (2008).
- ⁹J. Jakabovič, J. Kováč, M. Weis, D. Haško, R. Srnánek, P. Valent, and R. Resel, Microelectron. J. **40**, 595 (2009).
- ¹⁰A. Kahouli, A. Sylvestre, L. Ortega, F. Jomni, B. Yangui, M. Maillard, B. Berge, J.-C. Robert, and J. Legrand, Appl. Phys. Lett. **94**, 152901 (2009).
- ¹¹"What's the Parylene?" Conformal-coating, http://conformal-coating.com.
 ¹²"Properties of Parylene," Parylene Coating Services, http://
- paryleneinc.com. ¹³J. S. Park, J. K. Jeong, Y. G. Mo, H. D. Kim, and C. J. Kim, Appl. Phys.
- Lett. **93**, 033513 (2008).
- ¹⁴"Overview of materials for Polyethersulfone," Materials Information Resource, http://www.matweb.com.
- ¹⁵E. M. C. Fortunato, L. M. N. Pereira, P. M. C. Barquinha, A. M. Botelho do Rego, G. Gonçalves, A. Vilà, J. R. Morante, and R. F. P. Martins, Appl. Phys. Lett. **92**, 222103 (2008).